


FIG. 1



1A: CLOCK PHASE DETECTING CIRCUIT

FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13





FIG. 14



516 F




FIG. 16




FIG. 16 of Patent 5,867,542

FIG. 17




FIG. 18




FIG. 19(a) 600 600 600 600 600 600 600 600 600 600

FIG. 19(a)

FIG. 19(b)

FIG. 19(c)




FIG. 20




FIG. 20 "CONTINUED"

FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25





FIG. 25

FIG. 26

FIG. 26



F I G. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40





FIG. 41



F1 G. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48





FIG. 49








FIG. 51



F I G. 52



F I G. 53




FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59




FIG. 60
PRIOR ART




FIG. 61
PRIOR ART

